

Accelerating the next technology revolution

Material- and polishing-induced defectivity on EUV mask substrates




T. Yatsui, M. Ohtsu Nanophotonics Research Center, Tokyo, Japan

A. Hariprasad, U. R. K. Lagudu, S. V. Babu Clarkson University, Potsdam, USA

P. Dumas, R. Jenkins QED Technologies, Rochester, USA









Substrate processing






Flame hydrolysis process for TiO₂-doped fused silica





Substrates undergo iterative global/local polishing techniques

Substrate trends



Roughness specification is easy to achieve but defectivity is very hard






No indication of sub-surface damage at the top surface of supplier substrate in a HR-TEM micrograph


- LTEM & QZ for same CMP conditions:
 - LTEM has a higher removal rate than QZ
 - LTEM has greater roughness than QZ
 - LTEM has more pits/scratches than QZ

Effect of roughness on defectivity, inspection sensitivity & LER






Lower roughness substrates show better capture efficiency but higher defectivity (more polishing)



At lower roughness, the M7360 is able to pick up shallower and wider pit defects




The phase roughness may or may not affect LER – current requirement range is between 0.05 - 0.3 nm.

Ref: P. Naulleau et. al., SPIE EUV Litho. 2010, A. Vaglio Pret et. al., EUVL 2012

Overview of SPIE 2012







Magneto-rheological finishing




Principle:

- MR fluid properties (e.g., viscosity) change in milliseconds with magnetic field
- No fluid wear repeatable, precise and deterministic
- Removal based on shear forces less potential for sub-surface damage
- Shown to achieve flatness < 30 nm P-V over 142x142 mm² area on LTEM substrates








R. Teki, EUVL 2012 6


MRF followed by CMP





CMP is able to remove the signature unidirectional grooves produced by MRF polishing

CMP results in similar surface roughness irrespective of whether MRF polished or not (LTEM > QZ)



Next step(s): evaluate effect on defectivity and estimate CMP-induced flatness degradation


Non-abrasive a-Si CMP




Principle:

- Pits/scratches are largely caused by abrasive slurry particles
- Deposit a-Si thin film and perform CMP without using slurry particles
- Removal is based on differing energies of the bonds formed by the polymer with the polishing pad and the substrate surface








Courtesy: Prof. S. V. Babu, Clarkson University

E(-Si-Si-) < E(Bridging) < E(-Si-O- & -Si-N-)




R. Teki, EUVL 2012 8

Non-abrasive a-Si CMP





Advantages:

- No new tools required (deposit a-Si film in the same lon-beam deposition tool)
- CMP by its nature may add >0 defects, but can potentially increase yield of lower defectivity substrates
- Cheaper process development, since this applies to both LTEM & QZ substrates
- Cleaning will be similar to ML blank cleaning



Sub-A roughness on a-Si coated substrates







Next step(s): Transfer process to clean tool and evaluate pit/scratch adders from a-Si CMP+Clean

Dressed-photon nanopolishing







Ref: M. Ohtsu (ed.), Progress in Nanophotonics

Pre 20min Ra(3600nm^a)=0.2273nm Bump2 #93 Bump1 #93 #93 #93 #93 #93 #93 #93

T=0min

Position[nm]

\$h:1.3nm

PositionInm

Principle:

- DP-CPs are generated at surface tips and exchanged between Cl₂ molecules to enable dissociation and localized etching
- Etching stops when surface becomes flat so that DP-CPs are no longer generated
- No etching occurs above flat surfaces
- Shown to simultaneously smooth both pit and particle defects (to below 1 nm), while not increasing surface roughness

R. Teki, EUVL 2012


\$d:5.9nm

DPNP process adders

Post DPNP, M1350

Pre DPNP, M7360






Post DPNP-clean, M7360

Next step(s): look into mechanism of pit etching and enlarge the exposed laser beam spot

Effect on specifications





What we need



- Need tightly integrated substrate polishing process development to simultaneously meet the three <u>coupled</u> requirements of flatness, roughness and defectivity.
- Need higher inspection sensitivity (better tools, lower roughness) to detect substrate defects before ML deposition. Only 10% yield on quality deposited ML blanks.
- Need to confirm what roughness levels with regards to LER are acceptable for production at 22 nm & future nodes.
- 4. Need to determine the size/shape of defects that are printable and if they can be detected at the current roughness levels. If we don't detect every printable defect, we can't verify it on AIMS tool and repair using any of the current techniques.

Addressing substrate issues



Lack of fundamental understanding

Pits/Scratches

- CMP (slurry)?
- cleaning (subsurface damage)?
- effect of doping?

Materialdependent

Constraints:

- thermal expansion
- polish-able

Modify material/surface

- modify top surface?

Alternative material/surface

- a-Si thin film polymeric CMP 🔯
- Inpria inorganic coating

Process dependent

Constraints:

- roughness
- defectivity
- flatness

Modify polish/etch process

- refine CMP
- etch w/o inc. roughness? 🔼

Alternative processes

- deposition (ion beam smoothing)
- photonic etching (DPNP) 🔯



Currently working on





R. Teki, EUVL 2012 15